



11) Publication number:

0 555 886 A2

(12)

EUROPEAN PATENT APPLICATION

21) Application number: 93102349.3

(51) Int. CI.5: **H01L 29/812**, H01L 21/338

22) Date of filing: 15.02.93

Priority: 14.02.92 JP 28301/92 24.02.92 JP 36411/92

Date of publication of application: 18.08.93 Bulletin 93/33

©4 Designated Contracting States: **DE FR GB IT NL SE** Applicant: SUMITOMO ELECTRIC INDUSTRIES, LIMITED 5-33, Kitahama 4-chome Chuo-ku Osaka(JP)


Inventor: Kuwata, Nobuhiro, c/o Yokohama Works Sumitomo Electric Ind.Ltd., 1, Taya-cho, Sakae-ku Yokohama-shi, Kanagawa(JP)

Representative: Kahler, Kurt, Dipl.-Ing. Patentanwälte Kahler, Käck & Fiener Maximilianstrasse 57 Postfach 12 49 D-87712 Mindelheim (DE)

(S4) Hetero-junction field effect transistor.

(370) A high speed transistor featured by a wide operation range and a high gain has a channel layer of three-layer structure having undoped GalnAs layers (130a, 130b) arranged above and beneath a GaAs layer (140) including at least one delta doped layer (n-type). A cap layer (150) which is an undoped GaAs layer and a buffer layer (120) are formed above and beneath the channel layer of three-layer structure, on a substrate (110). A gate electrode (340), and a source region (350a), a drain region (350b), a source electrode (360) and a drain electrode (370) which are self-aligned to the gate electrode (340) are formed.

Fig.5



15

25

30

35

40

50

55

BACKGROUND OF THE INVENTION

Field of the Invention

The present invention relates to a semiconductor device, and more particularly to a hetero-junction field effect transistor which operates at a high speed with a low noise and a microwave monolithic integrated circuit (MMIC) which uses the FET.

1

Related Background Art

A hetero-junction field effect transistor (or high electron mobility transistor (HEMT)) which uses a selectively doped hetero-junction has been proposed as a high operating speed transistor. Fig. 1 shows a structure of a typical AlGaAs/GaAs high electron mobility transistor. The structure is described below.

An undoped GaAs layer 210 is formed on a semi-insulating GaAs substrate 110, and an AlGaAs layer (undoped AlGaAs spacer layer) 220 having a smaller affinity than that of GaAs is formed on the GaAs layer 210. The AlGaAs layer consists of the undoped AlGaAs spacer layer 220 and an AlGaAs layer 230 doped with n-type dopant (an element such as Si or Se), which are formed on the GaAs 210. A gate electrode 250 is formed on the AlGaAs layer, and a source electrode 270 and a drain electrode 280 are formed on a Si-GaAs contact layer 260 to sandwich the gate electrode 250. This electrode structure is called a recessed structure because the gate electrode is provided at the bottom of the grove (recess), and it is a common gate electrode structure in the HEMT. By this structure, two-dimensional electron gas 240 is formed on the side of GaAs on the interface of AlGaAs/GaAs, and it serves as a drain-source channel (current path). A density of the two-dimensional electron gas 240 is controlled by the gate electrode 250 and a current between the source electrode 270 and the drain electrode 280 is modulated.

On the other hand, a pulse doped MESFET has been reported in the paper ED89-152 of the Study Group of the Electronic and Information as a transistor other than the HEMT, which operates at a high speed with a low noise. The pulse doped MESFET uses a GaAs layer having Si pulsively doped as a channel and has a structure as shown in Fig. 2. The structure is described below.

An undoped GaAs buffer layer 310 having a p carrier conductivity type (carrier density ~5x10¹⁵ cm⁻³)is formed on a semi-insulating GaAs substrate 110, and Si-doped GaAs (~14x10¹⁸ cm⁻³) 320 is formed with a thickness of 100 angstrom. An undoped GaAs cap layer 330 having an n carrier conductivity type (~1x10¹⁵ cm⁻³) is formed on the Si-doped GaAs channel layer 320. A profile of

impurity distribution is low in the GaAs buffer layer 310 and the GaAs cap layer 330, and pulsively high in the Si-doped GaAs layer 320. Therefore, this structure is called a pulse doped structure. A gate electrode 340, and n⁺ ion implantation layer 350a and 350b, a source electrode 360 and a drain electrode 370 which are self-aligned to the gate electrode 340 are formed on the pulse doped structure. This electrode structure is called a planar structure because the gate electrode is planar.

Fig. 3 shows examples of characteristics of the AlGaAs/GaAs HEMT and the pulse doped MES-FET. It shows a gate bias dependency of a transfer conductance (gm) when a device having a gate length of 0.3µm is used. The pulse doped MES-FET has a mesa profile (broken line) of the transfer conductance gm to the gate bias, and a change in the transfer conductance gm when a biasing point is slightly shifted is small, but the value of the transfer conductance gm is smaller than that of the HEMT. The abruptnees of rise of the transfer conductance gm at the gate bias near a threshold (Vth), which is important as a low noise device, is inferior to the HEMT.

On the other hand, the HEMT exhibits an abrupt rise of the transfer conductance gm and a peak thereof is high, but since it has a peak profile (chain line) to the gate bias, the transfer conductance gm is significantly reduced if the bias point is slightly shifted. The reduction of the transfer conductance gm of the HEMT in a shallow gate bias side is due to a phenomenon called a real space transition in which a portion of the two-dimensional electrons transits to the AlGaAs layer which has a low electron velocity.

Fig. 4 shows an energy band chart of the HEMT shown in Fig. 1 along a line X-X, in which Ec denotes a bottom of a conduction band and Ev denotes a Fermi level. As shown in Flg. 4A, as the gate voltage $V_{\rm GS}$ is raised toward a positive side, a portion of the two-dimensional gas generated in the interface of the undoped GaAs layer 210 transits to the n⁺AlGaAs layer 230 as shown in Fig. 4B. As a result, a total electron mobility is reduced and the gm also is abruptly reduced from the peak.

The peak profile of the transfer conductance gm leads to a small design margin and a low yield of an integrated circuit (IC) when the integrated circuit is to be fabricated by using the HEMT. In the HEMT structure, since the abruptness in the interface of AlGaAs/GaAs is important, the planar gate electrode by the self-alignment ion implantation is not adopted. Because it is necessary to anneal the ion-implanted Si at a high temperature in order to activate it, and if Al in the AlGaAs layer is diffused into the GaAs layer in the annealing step, the electron mobility and a saturation velocity are significantly reduced. Accordingly, the gate

electrode in the HEMT is usually of recessed type, and a variance of depth of the recess in an etching process to form the recess is reflected to a variance of Vth. From the aspect of the process margin, too, the prior art HEMT is not always suitable as a device for constructing the integrated circuit.

SUMMARY OF THE INVENTION

In the light of the above, it is an object of the present invention to provide a high speed transistor having features of both the pulse doped MESFET (a wide operation range) and the HEMT (a high gain).

It is another object of the present invention to provide a HEMT which has a high gm and exhibits a small change of gm relative to the gate bias like the pulse doped MESFET.

In order to achieve the above object, a semiconductor device (for example, a field effect transistor (FET)or a monolithic integrated circuit comprising the FET) of the present invention which has a drain electrode, a source electrode and a gate electrode, and controlling a current flowing through a channel (current path) between the drain and the source by a voltage applied to the gate electrode, comprises:

A channel layer (a layer in which the channel is formed) formed by a GaAs layer including n-type dopant (for example, Si, SE, S or Te) and undoped GalnAs layers (layers having no dopant added thereto., Impurity may be included) sandwiching the GaAs layer; and a buffer layer made of an undoped semiconductor (for example, GaAs, GalnAs or AlGaAs) having a larger electrical negative degree than that of GalnAs. The channel layer is formed between the buffer layer and the gate electrode. The semiconductor device may further comprise an undoped cap layer electrically connected to said gate electrode and made of a semiconductor having a larger band gap than that of GalnAs. The chananel layer may include at least one two-dimensional layer including n-type dopant, undoped GaAs layers sandwiching said two dimensional layer and undoped GalnAs layers sandwiching said GaAs layer.

The channel layer may include an n-type GaAs layer doped with n-type dopant and undoped GalnAs layers sandwiching the GaAs layer.

A method for manufacturing a semiconductor device of the present invention comprises the steps of:

sequentically forming a buffer layer made of undoped GaAs and an undoped GaInAs layer on a GaAs substrate:

alternately growing an undoped GaAs layer and a delta doped layer having n-type dopant delta-doped on the GaInAs layer to form a channel layer;

forming a GalnAs layer and an undoped GaAs layer on the channel layer and forming a gate electrode on a predetermined area on the undoped GaAs layer; and forming a source region and a drain region by ion implantation with self-alignment to the gate electrode and forming a source electrode and a drain electrode and forming a source electrode and a drain electrode.

Another method for manufacturing a semicondutor device of the present invention comprises the steps of:

sequentially forming a buffer layer made of undopoed GaAs and an undoped GaInAs layer on a GaAs substrate;

sequentially growing an undoped GaAs layer, a delta doped layer having n-type dopant delta-doped and an undoped GaAs layer on the GalnAs layer to form a channel layer;

forming a GalnAs layer and an undoped GaAs layer on said channel layer and forming a gate electrode on a predetermined area on the undoped GaAs layer; and

forming a source region and a drain region by ion implantation with self-alignment to the gate electrode and forming a source electrode and a drain electrode.

In the semiconductor device of the present invention, two dimensional electron gas is formed in the vicinity of the hetero-interface of the GaAs layer including at least one two-dimention layer which includes n-type dopant and the underlying GalnAs. Since the electrons of the two-dimensional electron gas have a very high saturation velocity, an operation speed is very high. The hetero-junction is formed by the GalnAs layer and a buffer layer made of a semiconductor having a higher electronegativity and a larger band gap than those of GalnAs, and an energy barrier of a conduction band is formed in the hetero-interface. As a result for the electrons of the two-dimensional electron gas it is harder to flow into the buffer layer, and the rise of the transfer conductance gm at the gate bias near the threshold voltage Vth is abrupt.

Since the channel layer has a lamination structure of the two-dimensional layer including the n-type dopant and the undoped GaAs layer, even if a portion of the two-dimensional electrons makes real space transition and jumps into the GaAs layer when a gate bias (a positive voltage bias) to increase the drain current is applied, the reduction of the electron mobility and the saturation velocity are suppressed compared to the prior art HEMT which uses the Si-doped AlGaAs layer. Further, since the electrons which made the real space transition to the GaAs layer fall into a quantum well of the GalnAs layer on the GaAs layer to form the two-dimensional gas, the abrupt reduction of the trans-

55

15

25

30

45

50

55

fer conductance gm on the positive voltage side of the gate bias, which is inherent to the prior art HEMT, is avoided.

In accordance with the semiconductor device of the present invention, since the two-dimensional electron gas is formed in the vicinity of the hetero-interface, a very high speed operation is attained and the abrupt rise of the transfer conductance gm is attained by the energy barrier of the conduction band of the hetero-interface. Further, the abrupt reduction of the transfer conductance gm is prevented by the band structure of the hetero-interface of the GaAs layer and the GalnAs layer, and a high gain and a high operating speed are attained over a wide range of gate bias.

The present invention will become more fully understood from the detailed description given hereinbelow and the accompanying drawings which are given by way of illustration only, and thus are not to be considered as limiting the present invention.

Further scope of applicability of the present invention will become apparent from the detailed description given hereinafter. However, it should be understood that the detailed description and specific examples, while indicating preferred embodiments of the invention, are given by way of illustration only, since various changes and modifications within the spirit and scope of the invention will become apparent to those skilled in the art form this detailed description.

BRIEF DESCRIPTION OF THE DRAWINGS

Fig. 1 shows a structure of conventional HEMT, Fig. 2 shows a structure of a conventional pulse doped MESFET,

Fig. 3 shows characteristic of an embodiment and prior art,

Fig. 4A and 4B show an energy band chart of the HEMT, in which Fig. 4A shows an energy band when a gate voltage VGS = 0, and Fig. 4B shows an energy band when the gate voltage VGS>0 and a portion of two-dimensional electron gas transits to an n⁺AlGaAs layer 230,

Fig. 5 shows a structure of a first embodiment, Fig. 6A - 6C show a manufacturing process of the first embodiment,

Fig. 7 shows a structure of a second embodiment.

Fig. 8A and 8B show a band structure of a HEMT of the present invention, in which Fig. 8A shows a band structure when the gate voltage VGS=0 and Fig. 8B shows a band structure when the gate voltage VGS>0,

Fig. 9A - 9C show a manufacturing process of a planar HEMT of an embodiment,

Fig. 10. shows a graph showing the dependency of gm to a gate bias in an AlGaAs/GaAs HEMT, a pulse doped MESFET and a HEMT of the present invention, and

Fig. 11A - 11C show a manufacturing process of planar HEMT of a third embodiment.

DETALED DESCRIPTION OF THE PREFERRED EMBODIMENTS

The preferred embodiments of the present invention are now explained with reference to the drawings. The like or identical elements to those of the prior art device described above are simplified or omitted in the explanation. The doping indicates the addition of impurity and the undoping indicates non-addition of impurity.

Fig. 5 shows a first embodiment in which the present invention is applied to a field effect transistor. The transistor is characterized by a three-layer structure channel layer in which undoped GalnAs layers 130a and 130b are arranged above and beneath a GaAs layer 140 having at least one delta doped layer (n type). The delta doped layer is a thin layer having impurities doped planarly and it has a substantially stepwise impurity distribution with respect to overlying and underlying layers.

A cap layer 150 which is an undoped GaAs layer and a buffer layer 120 are formed above and beneath a channel layer of the three-layer structure (undoped GaAs layer layers 130a and 130b). They are formed above a substrate 110. Like the pulse doped MESFET, a gate electrode 340, n⁺ion implantation layers (a source region and a drain region) 350a and 350b which are self-aligned to the gate electrode, a source electrode 360 and a drain electrode 370 are formed.

A transfer conductance gm characteristic of the present transistor is deemed as shown by a solid line in Fig. 3. The rise of the transfer conductance gm in the vicinity of the threshold level Vth is more abrupt than that of the pulse doped MESFET, and the transfer conductance gm can be suppressed even if the gate bias in driven into a positive side. Further, the transfer conductance gm is deemed to be generally higher than that of the pulse doped MESFET. Namely, it deems to have a combined characteristic of the wide operation range of the pulse doped MESFET, and the high gain of the HEMT. It is considered that those characteristic are due to the following.

The present transistor has the channel layer of the three-layer structure as the channel, and the two-dimensional electron gas is formed in the interface of the GaAs layer 140 and the GaInAs layer 130a, and in the interface of the cap layer 150-(GaAs) and the GaInAs layer 130b. The electrons of the two-dimensional electron gas have a higher saturation velocity than a velocity at which they move in the pulse doped GaAs layer. As a result, a response speed or an operation speed is high. The current flowing between the source electrode 360 and the drain electrode 370, that is, the movement of the electrons of the two-dimensional electron gas is controlled by controlling the band structure of the interface by applying a voltage to the gate electrode 340. In this manner, the same high speed as that of the HEMT is attained.

An energy barrier is formed in the conduction band in the hetero-interface of the GalnAs layer 130a and the buffer layer 120(GaAs) due to difference between the band structures. Since the electrons are hard to flow into the buffer layer 120 by the energy barrier, the rise of the transfer conductance gm is abrupt when the gate bias is near the threshold level Vth. This causes a difference in the characteristic from the pulse doped MESFET.

Even if a portion of the two-dimensional electrons of the GalnAs layer 130a makes the real space transition and jumps into the GaAs layer 140 at a gate bias point which causes the increase of the drain current, that is, at a gate bias point driven into a positive side, the reduction of the electron mobility and the saturation velocity is not as much as that of the Si-doped AlGaAs layer of the HEMT, because the GaAs layer 140 includes the GaAs layer having the impurity delta-doped. Further, the GalnAs layer 130b is formed beneath the GaAs layer 140, and the electrons flow into the GalnAs layer 130b having a low potential of the conduction band to form the two-dimensional electrons. In this manner, the abrupt reduction of the transfer conductance gm which is inherent to the prior art HEMT is prevented and a wide operation range for the gate bias is attained.

Further, since the gate electrode is of planar structure, the transistor is very much suitable for use in constructing an integrated circuit.

A manufacturing process of the transistor of Fig. 6A - 6C is now explained.

The buffer layer 120 made of undoped GaAs having a p carrier conductivity type (a carrier density is substantially equal to an impurity concentration of $\sim 5 \times 10^{15} \text{ cm}^{-3}$) is formed on the semiinsulating GaAs substrate 110 to a thickness of 10,000 angstrom by using an organic metal vapor phase growth method (OMVPE method) or a molecule beam epitaxy method (MBE method). Then, the GalnAs layer 130a made of undoped Ga_{0.72}In_{0.18}As having an n carrier conductivity type (a carrier density of ~5x10¹⁵ cm⁻³) is formed to a thickness of 80 angstrom on the buffer layer 120. Then, the undoped GaAs layer 140a having an n carrier conductivity type (a carrier density of ~1x10¹⁵cm⁻³) is formed to a thickness of 25 angstrom (Fig. 6A).

The delta doped layer 140b1 having an n-type impurity such as Si or Se delta-doped is formed on the undoped GaAs layer 140a1. Then, the undoped GaAs layer 140a2 having an n carrier conductivity type (a carrier density of ~1x1015 cm-3) is formed to a thickness of 25 angstrom. A similar step is repeated to form the delta-doped layer 140b2 and the undoped GaAs layer 140a3. Then, the GaInAs layer 130b made of undoped Ga_{0.80}In_{0.20}As having an n carrier conductivity type (a carrier density of ~1x10¹⁵ cm⁻³) is formed to a thickness of 100 angstrom on the undoped GaAs layer 140a3. Then, the cap layer 150 made of undoped GaAs having an n carrier conductivity type (a carrier density of ~1x10¹⁵ cm⁻³) is formed to a thickness of 300 angstrom (Fig. 6B).

The gate electrode 340 is formed on the epistructure of Fig. 6B. The n⁺ion implantation layers (the source region and the drain region) 350a and 350b, the source electrode 360 and the drain electrode 370 are formed by self-alignment to the gate electrode 340 to complete the transistor (Fig. 6C).

In the present manufacturing process, since a compound semiconductor which includes Al is not used as a channel material even in the aneal process after the ion implantation, the reduction of the electron mobility and the saturation velocity is suppressed.

In this manner, the transistor which has the advantages of both the HEMT and the pulse doped MESFET in provided, and it is useful as a low noise device, a high frequency device or a high speed device. Since the epi-structure and the electrode structure are suitable for the integration, it may be useful as a transistor to construct an MMIC.

The first embodiment described above may be modified in various manners.

For example, parameters of the respective layers may assume various values and a variety of combination may be used.

The buffer layer 120 does not directly contribute to the operation of the transistor but the thickness thereof is determined while taking the thickness of the layer to be formed thereon into consideration.

As to the carrier densities of the GalnAs layers 130a and 130b, the amount of background impurity varies with a growth equipment. Usually, it is smaller than 10¹⁶ cm⁻³. The band gap varies with the proportion of In in GalnAs, and the electron velocity is higher as the amount of In increases. However, since the proportion of In is limited by a difference between lattice constants of GalnAs and GaAs, it is usually 0.1 ~0.3(That is, Ga is 0.9~0.7). The thickness of the GalnAs layer may be up to a critical thickness which reduces as the proportion of In increases. In the present embodiment, it is up to

55

25

30

35

40

45

50

55

200 angstrom and thickness of the GalnAs layer may be 50 - 200 angstrom.

The carrier density of the GaAs layer 140 also varies with the growth equipment and it is usually smaller than 10¹⁶ cm⁻³. A larger thickness of this layer is preferable but the larger the thickness is, the smaller is the mutual conductance. In balance with the layer to be formed thereon, an appropriate range may be 25 - 200 angstrom.

The carrier density of the cap layer 150 is also smaller than 10¹⁵ cm⁻³. The thickness is 300 angstrom which is sufficient to confine the electrons. It may be determined to attain a desired mutual conductance gm.

The cap layer and the buffer layer may be single layers of compound semiconductor having a smaller electronegativity than that of GaAs, such as AlGaAs or GaInP or laminated structures of a combination of the compound semiconductor and GaAs, instead of the single layer structure of the undoped GaAs layer.

A plurality of delta-doped layers may be formed in the channel layer so that a transistor having a desired threshold level Vth is produced.

The gate electrode structure is of planar structure by the self-alignment ion implantation in the above embodiment although it may be of recessed structure (Fig. 1) having a contact layer of compound semicondutor (such as Si-doped GaAs layer or Si-doped GaInAs layer).

The GalnAs layer of the channel layer may be of structure having continuously or stepwise changing in proportion in the GalnAs layer. In this manner, the lattice mis-alignment of crystal lattice of GaAs and GalnAs is relieved and the electron mobility is improved.

As to the chemical composition, GalnAs may be a material represented by a general formula $Ga_{1-x}In_xAs$ (x>0), AlGaAs may be a material represented by a general formula $AI_mGa_{1-m}As$ (m>0), and GaInP may be a material represented by a general formula $Ga_rIn_{1-r}P(r \ge 0)$.

A second embodiment is now explained.

As shown in Fig. 7 in the structure of the present transistor, the undoped $\ln_x Ga_{1-x}$ layer 130a (0<x ≤1), the n-type GaAs layer 142 having impurity doped the undoped Ga_{1-y} As layer 130b (0 <y ≤1)and the cap layer 150 are sequentially laminated on the buffer layer 120, and the gate electrode 340, the source electrode 360 and the drain electrode 370 are formed on the cap layer 150.

In the structure of the present transistor, an undoped GaAs spacer layer may be added in the interface of the undoped $In_xGa_{1-x}As$ (0<x ≤1)layer 130a and the n-type GaAs layer 142 or in the interface of the undoped $In_yGa_{1-y}As$ (0 <y ≤1) layer 130b and the n-type GaAs layer 142. This will be described hereinlater.

Fig. 8A and 8B show a band diagram of the present transistor. Fig. 8A shows the band diagram when VGS = 0 volt.

With the structure of the present transistor, when the gate bias is driven into the positive side (VGS>0) to increase the drain current, a portion of the two-dimensional electrons 107 generated in the interface with the undoped $\rm ln_x Ga_{1-x} As$ layer 130a falls into the $\rm ln_y Ga_{1-y} As$ layer 130b formed above the impurity doped GaAs layer 142 even if it makes the real space transition and jumps into the impurity doped GaAs layer 142. Accordingly, the reduction of gm which is inherent to the prior art HEMT can be prevented.

A manufacturing process of the present transistor in explained with reference to Fig. 9A - 9C.

The undoped GaAs buffer layer 120 having a p carrier conductivity type (~5x1015 cm-3) is formed to a thickness of 10,000 angstrom on the semiinsulative GaAs substrate 110 by the organaic metal vapor phase growth method (OMVPE method) or the molecule beam epitaxial method (MBE method). Then, the undoped In_{0.18}Ga_{0.72}As layer 130a an n carrier conductivity (~1x1015 cm-3) is formed on the GaAs layer 120, and then the Si-doped GaAs layer 142 (4x10¹⁸ cm⁻³) is formed to a thickness of 100 angstrom (Fig. 9A). The undoped In_{0.20}Ga_{0.80}As layer 130b having an n carrier conductivity type (~1x10¹⁵cm⁻³) is formed on the Si-doped GaAs layer 142 to a thickness of 100 angstrom. Then, the undoped GaAs cap layer 150 having the n carrier conductivity type (~1x10¹⁵cm⁻³)is formed to a thickness of 300 angstrom (Fig. 9B). The gate electrode 340 is formed on the laminated epitaxial structure, the n⁺ion implantation layers 350a and 350b are formed with the self-alignment to the gate electrode, it is annealed for a short period, and the source electrode 360 and the drain electrode 370 are formed on the n+ ion implantation layers 350a and 350b. In this manner, the transistor of the planar structure is completed (Fig. 9C).

In the present embodiment, the parameters of the respective layers may assume various values as they do in the first embodiment and a variety of combinations may be used.

In this present manufactureing process, the latice misalignment between the Si-doped GaAs layer 142 and the InGaAs layers 130a and 130b raises a problem, but it is reported that the lattice misalignment may be neglected if the thickness of the layer is sufficiently thin (J.J.Rosenberg et al, IEEE Electron Device Letters, pp 491-493, Vol. EDL-6, No. 10, October 1985).

Since the two-dimensional electron gas is formed in the interface of GaAs/InGaAs by inserting the $In_{0.18}Ga_{0.72}As$ layer 130a under the Si-doped GaAs layer 142, the electrons move faster than

they move in the Si-doped GaAs layer 142 and have a higher saturation velocity. Since the energy barrier of the conduction band is formed in the hetero-interface of the In_{0.18}Ga_{0.72}As layer 130a and the buffer layer 120, the electrons are harder to flow into the buffer layer 120 and the rise of gm is abrupt even at the gate bias which is in the vicinity of Vth.

When the gate bias is driven into the positive side to increase the drain current, the electrons fall into the In_{0.20}Ga_{0.80}As layer 130b by the insertion of the In_{0.20}Ga_{0.80}As layer 130b above the Si-doped GaAs layer even if a portion of the two-dimensional electrons makes the real space transition and jumps into the Si-doped GaAs layer 142. Accordingly, the abrupt reduction of gm which is inherent to the prior art HEMT can be prevented.

The band structure of Fig. 8 is equally applicable to the first embodiment described above.

The dependency of gm on the gate electrode in the transistor having such a structure is shown by a solid line in Fig. 10. The rise of gm in the vicinity of Vth is more abrupt than that of the impurity doped MESFET, and gm has no peak profile as it does in the HEMT. Even if the gate bias is driven into the positive side, the gentle reduction of gm can be surppessed and gm is generally higher than that of the impurity doped MESFET.

The high electron mobility transistor of the present invention which exhibits the characteristic described above shown a very excellent characteristic.

The gate electrode is formed on the undoped GaAs cap layer 150 and the source electrode 360 and the drain electrode 370 are formed in the ion implantation regions which are self-aligned to the gate electrode 340. Because of the planar structure, the present transistor is most suitable for use as a transistor of the integrated circuit. In the prior art HEMT it is not possible to adopt the planar structure by the self-alignment ion implantation because the abruptness is required in the interface of AlGaAs/GaAs, because in the ion implantaton, the high temperature annealing is required to activate the implanted Si and Al in the AlGaAs layer diffuses into the GaAs layer during the anneal process so that the electrons are subject to the impurity scatter and the electron mobility and the saturation velocity are significantly reduced. In the present embodiment, the GaAs/InGaAs HEMT which includes a small diffusion atom In in the anneal process is used so that the planar structure is readily attaianed.

A third embodiment is now explained.

Fig. 11A - 11C shows a manufacturing process thereof. The present embodiment differs from the previous embodiment in that the cap layer 150 is omitted and the electrodes 340, 360 and 370 are formed directly on the undoped $In_{0.20}Ga_{0.80}$ layer 130b (Fig. 11C). With such a structure, a gate leakage current slightly increases but the substantially same effect as that of the previous embodiment is attained.

In the above embodiments, the cap layer 150 and the buffer layer 120 are of single layer structure of undoped GaAs although they may be of single layer structure of a compound semiconductor such as AlGaAs or InGaP or of lamination structure of a combination of the compound semiconductor and GaAs.

The gate electrode structure is the planar structure using the self-alignment ion implantation in the above embodiment. Alternatively, as shown in Fig. 11A or Fig. 9B the source electrode 360 and the drain electrode 370 may be formed through the ohmic contact layer (Si-doped GaAs layer or Si-doped InGaAs layer) formed on the undoped InyGa1-yAs layer 130b or the cap layer 150 and the gate electrode may be formed on the undoped InyGa1-yAs layer 130b exposed at the bottom of the etched ohmic contact layer or the cap layer 150 to form a recessed structure.

The proportion of In in the InGaAs layers 130a and 130b above and beneath the pulse doped GaAs layer 142 may be continuously or stepwise changed in the InGaAs layer vertically to the plane to reline the lattice misalignment of the crystal lattices of the GaAs layer and the InGaAs layer to improve the electron mobility.

Further, the undoped GaAs spacer layer (which corresponds to the undoped AlGaAs spacer layer 220 in Fig. 1) may be inserted in the interface of GaAs/InGaAs.

With the structure having the spacer layer, the two-dimensional electron mobility can be enhanced by spacing the undoped GaAs spacer layer.

In accordance with the present invetnion, the transistor which has the advantages of both the HEMT and the impurity doped MESFET is provided and it is useful as a low noise device, a high frequency device or a high speed device. Since it has the epitaxial structure and the electrode structure which are suitable for the integration, it is useful as a transistor to construct a microwave monolithic integrated circuit (MMIC).

From the invention thus described, it will be obvious that the invention may be varied in many ways. Such variations are not to be regarded as a departure from the spirit and scope of the invention, and all such modifications as would be obvious to one skilled in the art are intended to be included within the scope of the following claims.

15

20

25

30

35

40

Claims

A semiconductor device having a drain electrode, a source electrode and a gate electrode and controlling a current flowing through a channel between the drain and the source by a voltage applied to said gate electrode, comprising

a channel layer formed by a GaAs layer including n-type dopant and undoped GalnAs layers sandwiching said GaAs layer; and

a buffer layer made of an undoped semiconductor having a larger electronegativity than that of GalnAs;

said channel layer being formed between said buffer layer and said gate electrode.

- 2. A semiconductor device according to claim 1, wherein the semiconductor of said buffer layer has a larger band gap than that of GalnAs.
- 3. A semiconductor device according to claim 1 or 2, further comprising an undoped cap layer electrically connected to said gate electrode and made of a semiconductor having a larger band gap than that of GalnAs.
- 4. A semiconductor device according to any of claims 1 to 3, wherein a carrier density of said channel layer is smaller than 10¹⁵ cm⁻³.
- 5. A semiconductor device according to claim 1, wherein said channel layer includes at least one two-dimensional layer including n-type dopant, undoped GaAs layers sandwiching said two dimensional layer and undoped GalnAs layers sandwiching said GaAs layer.
- 6. A semiconductor device according to claim 5, wherein said buffer layer has a p carrier conductivity type and has a thickness of 10,000 angstrom, said GalnAs layer of said channel layer has an n carrier conductivity type, the layer facing said buffer layer primarily consists of Ga_{0.72}In_{0.18}As and has a thickness of 80 angstrom, and the layer facing said gate electrode primarily consists of Ga_{0.80}In_{0.20} and has a thickness of 100 angstrom.
- 7. A semiconductor device according to Claim 6, further comprising an undoped n-type cap layer electrically connected to said gate electrode and made of a semiconductor having a larger band gap than that of GalnAs, said cap layer having a thickness of 300 angstrom.

8. A semiconductor device according to any of claims 5 to 7, wherein a carrier density of the undoped layers conducting said two-dimensional layer of the

sandwiching said two-dimensional layer of the GaAs layers of said channel layer is smaller than 10¹⁵ cm⁻³.

- 9. A semiconductor device according to any of claims 5 to 8, wherein a proportion of In in said undoped GalnAs layer changes continuously or stepwise
- 10. A semiconductor device according to any of claims 1 to 9, wherein a drain region and a source region are formed by introducing impurity up to neighborhood of the opposite ends of said channel.
- 11. A semiconductor device according to any of claims 1 to 10, wherein carrier densities of said undoped GalnAs layer and said buffer layer are smaller than 10¹⁵ cm⁻³.
- 12. A semiconductor device according to claim 1, wherein said channel layer includes an n-type GaAs layer doped with n-type dopant and undoped GaInAs layers sandwiching said GaAs layer.
- 13. A semiconductor device according to claim 12, further comprising an undoped spacer layer including GaAs formed between said undoped GalnAs layer facing said buffer layer and said n-type GaAs layer.
- **14.** A semiconductor device according to claim 12 or 13

wherein said buffer layer has a p carrier conductivity type and has a thickness of 10,000 angstrom, said GalnAs layer of said channel layer has an n carrier conductivity type, the layer facing said buffer layer primarily consists of Ga_{0.72}ln_{0.18}As and has a thickness of 80 angstrom, and the layer facing said gate electrode primarily consists of Ga_{0.80}ln_{0.20}As and has a thickness of 100 angstrom.

- 50 15. A semiconductor device according to any of claims 12 to 14, further comprising an undoped n-type cap lay-
- er electrically connected to said gate electrode and made of a semiconductor having a larger band gap than that of GalnAs, said cap layer having a thickness of 300 angstrom.

16. A semiconductor device according to claim 14 or 15, wherein said n-type GaAs layer of said channel layer has a carrier density of 10¹⁸ cm⁻³.

17. A method for manufacturing a semiconductor device comprising the steps of:

sequentially forming a buffer layer made of undoped GaAs and an undoped GaInAs layer on a GaAs substrate;

alternately growing an undoped GaAs layer and a delta doped layer having n-type dopant delta-doped on said GalnAs layer to form a channel layer;

forming a GalnAs layer and an undoped GaAs layer on said channel layer and forming a gate electrode on a predetermined area on said undoped GaAs layer; and

forming a source region and a drain region by ion implantation with self-alignment to said gate electrode and forming a source electrode and a drain electrode.

18. A method for manufacturing a semiconductor device comprising the steps of:

sequentially forming a buffer layer made of undoped GaAs and an undoped GaInAs layer on a GaAs substrate;

successively growing an undoped GaAs layer, a delta doped layer having n-type dopant delta-doped and an undoped GaAs layer on said GalnAs layer to form a channel layer;

forming a GalnAs layer and an undoped GaAs layer on said channel layer and forming a gate electrode on a predetermined area on said undoped GaAs layer; and

forming a source region and a drain region by ion implantation with self-alignment to said gate electrode and forming a source electrode and a drain electrode. 5

10

15

20

25

30

35

40

45

50

55

Fig. 1




Fig. 2





Fig.3









Fig.5











Fig. 7



П С Ш <u>| 20</u> Electron Fig. 8B V₆₅>0V 130b 150 340 Ves IO7: Two dimentional / electron gas E C $V_{GS} = OV$ 130b 150 340

Fig.9A





Fig.9B










Fig. 10









(19) 世界知的所有権機関 国際事務局



(43) 国際公開日 2004 年12 月23 日 (23.12.2004)

PCT

(10) 国際公開番号 WO 2004/112150 A1

(51) 国際特許分類⁷: H01L 29/808, 29/06

(21) 国際出願番号: PCT/JP2004/007397

(22) 国際出願日: 2004年5月21日(21.05.2004)

(25) 国際出願の言語: 日本語

(26) 国際公開の言語: 日本語

(30) 優先権データ: 特願2003-169475 2003 年6 月13 日 (13.06.2003) JF

(71) 出願人(米国を除く全ての指定国について): 住友電 気工業株式会社 (SUMITOMO ELECTRIC INDUS-TRIES, LTD.) [JP/JP]; 〒5410041 大阪府大阪市中央区 北浜四丁目5番33号 Osaka (JP).

(72) 発明者; および

(75) 発明者/出願人 (米国についてのみ): 藤川 一洋 (FU-JIKAWA, Kazuhiro) [JP/JP]; 〒5548511 大阪府大阪市 此花区島屋一丁目 1番3号 住友電気工業株式会社 大阪製作所内 Osaka (JP). 原田 真 (HARADA, Shin) [JP/JP]; 〒5548511 大阪府大阪市此花区島屋一丁目 1番3号 住友電気工業株式会社 大阪製作所内 Osaka (JP). 松波 弘之 (MATSUNAMI, Hiroyuki) [JP/JP];


〒6148351 京都府八幡市西山足立 1 — 9 Kyoto (JP). 木 本 恒暢 (KIMOTO, Tsunenobu) [JP/JP]; 〒6128031 京 都府京都市伏見区桃山町松平筑前 1 — 3 9 — 6 0 5 Kyoto (JP).

- (74) 代理人: 深見 久郎, 外(FUKAMI, Hisao et al.); 〒 5300054 大阪府大阪市北区南森町2丁目1番29号 三井住友銀行南森町ビル 深見特許事務所 Osaka (JP).
- (81) 指定国 (表示のない限り、全ての種類の国内保護が可能): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BW, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NA, NI, NO, NZ, OM, PG, PH, PL, PT, RO, RU, SC, SD, SE, SG, SK, SL, SY, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, YU, ZA, ZM, ZW.
- (84) 指定国 (表示のない限り、全ての種類の広域保護が可能): ARIPO (BW, GH, GM, KE, LS, MW, MZ, NA, SD, SL, SZ, TZ, UG, ZM, ZW), ユーラシア (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), ヨーロッパ (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HU, IE, IT, LU, MC, NL, PL, PT, RO, SE, SI, SK, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

[続葉有]

(54) Title: FIELD EFFECT TRANSISTOR

(54) 発明の名称: 電界効果トランジスタ



(57) Abstract: An electric-field moderating layer (12) and a p-type buffer layer (2) are formed on an SiC single crystal substrate (1). The electric-field moderating layer (12) is so formed between the p-type buffer layer (2) and the SiC single crystal substrate (1) that it is in contact with the SiC single crystal substrate (1). An n-type semiconductor layer (3) is formed on the p-type buffer layer (2). A p-type semiconductor layer (10) is formed on the n-type semiconductor layer (3). An n⁺-type source region layer (4) and an n⁺-type drain region layer (5) are formed at a certain distance from each other within

the p-type semiconductor layer (10). A p $^+$ -type gate region layer (6) is formed in a portion of the p-type semiconductor layer (10) lying between the n^+ -type source region layer (4) and the n^+ -type drain region layer (5).





添付公開書類:

一 国際調査報告書

2文字コード及び他の略語については、定期発行される各PCTガゼットの巻頭に掲載されている「コードと略語のガイダンスノート」を参照。

明細書

電界効果トランジスタ

5 技術分野

15

20

25

本発明は電界効果トランジスタに関し、特に、絶縁破壊が抑制される電界効果 トランジスタに関するものである。

背景技術

10 接合型電界効果トランジスタでは、キャリアが通過するチャネル領域の側部に 設けられたpn接合に対して、ゲート電極から逆バイアス電圧を印加することに より、pn接合から広がる空乏層をチャネル領域にまで広げて、チャネル領域の コンダクタンスを制御してスイッチング動作が行なわれる。

この接合型電界効果トランジスタのうち、チャネル領域においてキャリアが素子表面に平行に移動する横型の電界効果トランジスタがある。ここで、そのような横型の電界効果トランジスタとして、特開2003-68762号公報に記載された横型の電界効果トランジスタについて説明する。

図11に示すように、SiC単結晶基板101上にp-型半導体層102が形成されている。そのp-型半導体層102上にn型半導体層103が形成されている。そのn型半導体層103上にp型半導体層110が形成されている。

p型半導体層 1 1 0 0 中には、互いに所定の間隔を隔ててn+型ソース領域層 1 0 4 、p+型ゲート領域層 1 0 6 およびn+型ドレイン領域層 1 0 5 がそれぞれ形成されている。

そのn+型ソース領域層104、p+型ゲート領域層106およびn+型ドレイン 領域層105の上には、ソース電極107、ゲート電極109およびドレイン電 極108がそれぞれ形成されている。

しかしながら、上述した従来の横型の電界効果トランジスタでは次のような問題点があった。電界効果トランジスタがオフの状態において、ドレイン電極10 8を介してドレイン領域層105に正の電圧が印加されると、図11に示すよう

に、空乏層121は、ドレイン領域層105とゲート領域層106との間において広がるとともに、ドレイン領域層105の直下に位置するp-型半導体層102とn型半導体層103との界面から、SiC単結晶基板101とp-型半導体層102との界面へ向かって延びることになる。

ところが、図11に示すように、SiC単結晶基板101とp-型半導体層10 2との界面には結晶欠陥120が比較的多く存在する。そのため、この部分の絶 縁破壊電圧は、結晶欠陥が多く存在する領域から十分に離れた領域における絶縁 破壊電圧よりも低くなる。

発明の開示

5

15

20

25

本発明は上記問題点を解決するためになされたものであり、その目的は絶縁破壊が抑制される電界効果トランジスタを提供することである。

本発明に係る電界効果トランジスタは、主表面を有する半導体基板と第1導電型の第1半導体層と第2導電型の第2半導体層と第1導電型の第3半導体層と1対のソース・ドレイン領域層とゲート領域層とを有している。第1導電型の第1半導体層は半導体基板の主表面上に形成されている。第2導電型の第2半導体層は第1半導体層上に形成されている。第1導電型の第3半導体層は第2半導体層上に形成されている。1対のソース・ドレイン領域層は、第3半導体層中において所定の間隔を隔てて形成されている。ゲート領域層は、1対のソース・ドレイン領域層によって挟まれた第3半導体層の領域の部分に形成されている。第1半導体層は、第3半導体層が位置する側に形成された第1不純物濃度を有するバッファ層と、バッファ層と半導体基板との間の領域において半導体基板と接するように形成され、第1不純物濃度よりも高い第2不純物濃度を有する電界緩和層とを備えている。

この構成によれば、電界効果トランジスタがオフの状態において、ドレイン領域層に正の電圧が印加されると、空乏層が、ドレイン領域層とゲート領域層との間において広がるとともに、ドレイン領域層の直下に位置するバッファ層と第2

半導体層との界面から半導体基板へ向かって延びることになる。このとき、電界緩和層が半導体基板の表面に接するように形成されていることで、半導体基板と電界緩和層との界面に比較的多く存在する結晶欠陥が電界緩和層の中に位置することになる。その電界緩和層の第2不純物濃度は、バッファ層の第1不純物濃度よりも高く設定されていることで、半導体基板へ向かって延びようとする空乏層においては、その電界緩和層によってその延びが抑えられることになる。これにより、空乏層の端が結晶欠陥を比較的多く含んだ半導体基板と電界緩和層との界面近傍にまで達することがなくなり、その結果、絶縁破壊を防止することができる。

10 そして、電界緩和層と半導体基板との界面における電界強度を、バッファ層が 絶縁破壊に至る電界強度よりも小さくするためには、電界緩和層の第2不純物濃 度をバッファ層の第1不純物濃度の5倍以上に設定することが好ましい。

さらに、生産性を向上するために電界緩和層の厚さをできるだけ薄くし、かつ、 空乏層の延びを抑制する機能を確実に得ようとすれば、電界緩和層の第2不純物 濃度はバッファ層の第1不純物濃度の少なくとも10倍以上に設定されているこ とが好ましい。

また、空乏層の幅を確保して絶縁耐性を保持するには、電界緩和層の厚さはできるだけ薄い方が望ましく、バッファ層の厚さに対する電界緩和層の厚さの比は、第1不純物濃度に対する第2不純物濃度の比の逆数以下に設定されていることが望ましい。

図面の簡単な説明

5

15

20

図1は、本発明の実施の形態に係る接合型の電界効果トランジスタの断面図である。

25 図 2 は、同実施の形態において、図 1 に示す電界効果トランジスタの製造方法 の一工程を示す断面図である。

図3は、同実施の形態において、図2に示す工程の後に行なわれる工程を示す 断面図である。

図4は、同実施の形態において、図3に示す工程の後に行なわれる工程を示す

断面図である。

図5は、同実施の形態において、図4に示す工程の後に行なわれる工程を示す断面図である。

図6は、同実施の形態において、図5に示す工程の後に行なわれる工程を示す 断面図である。

図7は、同実施の形態において、図6に示す工程の後に行なわれる工程を示す断面図である。

図8は、同実施の形態において、図7に示す工程の後に行なわれる工程を示す 断面図である。

10 図9は、同実施の形態において、電界効果トランジスタの効果を説明するための空乏層を示す断面図である。

図10は、同実施の形態において、電界効果トランジスタの効果を説明するための電界強度のプロファイルを示す図である。

図11は、従来の電界効果トランジスタを示す断面図である。

15

20

25

5

発明を実施するための最良の形態

本発明の実施の形態に係る接合型の電界効果トランジスタについて説明する。 図1に示すように、SiC単結晶基板1上には、第1半導体層としての電界緩和層12およびp-型バッファ層2が形成されている。特に、電界緩和層12は、p-型バッファ層2とSiC単結晶基板1との間においてSiC単結晶基板1と接するように形成されている。

p-型バッファ層 2 上には、第 2 半導体層としての n 型半導体層 3 が形成されている。 n 型半導体層 3 上には、第 3 半導体層としての p 型半導体層 1 0 が形成されている。

p型半導体層10の中には、所定の間隔を隔ててn+型ソース領域層4およびn+型ドレイン領域層5が形成されている。そのn+型ソース領域層4とn+型ドレイン領域層5とによって挟まれたp型半導体層10の領域の部分には、p+型ゲート領域層6が形成されている。

n+型ソース領域層4、p+型ゲート領域層6およびn+型ドレイン領域層5の上

には、ソース電極7、ゲート電極9およびドレイン電極8がそれぞれ形成されている。

次に、上述した電界効果トランジスタの製造方法の一例について説明する。まず、図2に示すように、主表面を有するSiC単結晶基板1が用意される。なお、SiC単結晶基板1の導電型は問われない。

5

10

15

20

25

次に、図3に示すように、温度約1500 \mathbb{C} のもとでCVD (Chemical Vapor Deposition) 法によって、SiC 単結晶基板1 の表面上に電界緩和層12 が形成 される。このとき、原料ガスとしてモノシラン(SiH_4)およびプロパン(C_3 H_8)、不純物添加用ガスとしてジボラン(B_2H_6)、搬送ガスとして水素(H_2)が それぞれ用いられる。

次に、図4に示すように、同様のガスを用いて、CVD法により電界緩和層1 2上にp-型バッファ層2が形成される。なお、この場合には、電界緩和層12を 形成する際の各ガス流量とは異なる流量のガスが使用される。

その後、さらに、温度約1500 CのもとでCVD法によって、n型半導体層 3上にp型半導体層10が形成される。このとき、原料ガスとしてモノシラン (S i H_4) およびプロパン (C_3 H_8)、不純物添加用ガスとしてジボラン (B_2 H_6)、搬送ガスとして水素 (H_9) がそれぞれ用いられる。

次に、p型半導体層 10上に所定のレジストパターン(図示せず)が形成される。そのレジストパターンをマスクとして、イオン注入法により温度 300 $\mathbb C$ のもとでリン(P)を注入することにより、図 6 に示すように、所定の間隔を隔ててn+型ソース領域層 4 およびn+型ドレイン領域層 5 が形成される。その後、レジストパターンが除去される。

次に、p型半導体層10上に所定のレジストパターン(図示せず)が形成される。そのレジストパターンをマスクとして、イオン注入法により温度300℃のもとでアルミニウム(A1)を注入することにより、図7に示すように、n+型ソ

ース領域層4とn+型ドレイン領域層5とによって挟まれた領域にp+型ゲート領域層6が形成される。その後、レジストパターンが除去される。

次に、n+型ソース領域層4、p+型ゲート領域層6およびn+型ドレイン領域層5を覆うように、p型半導体層10上に所定の導電層(図示せず)が形成される。

その導電層に所定の写真製版処理および加工を施すことにより、図 8 に示すように、n+型ソース領域層 4、p+型ゲート領域層 6 およびn+型ドレイン領域層 5 の上に、ソース電極 7、ゲート電極 9 およびドレイン電極 8 がそれぞれ形成される。このようにして、図 1 に示す電界効果トランジスタが完成する。

5

10

15

20

25

上述した電界効果トランジスタでは、特に、電界緩和層12がp-型バッファ層2とSiC単結晶基板1との間においてSiC単結晶基板1と接するように形成されていることで、絶縁破壊の抑制が図られる。以下、このことについて説明する。

電界効果トランジスタがオフの状態において、ドレイン電極8を介してドレイン領域層5に正の電圧が印加されると、図9に示すように、空乏層21は、ドレイン領域層5とゲート領域層6との間において広がるとともに、ドレイン領域層5の直下に位置するp-型バッファ層2とn型半導体層3との界面から、SiC単結晶基板1へ向かって延びることになる。

図9に示すように、本電界効果トランジスタでは、電界緩和層12がSiC単結晶基板1の表面に接するように形成されていることで、SiC単結晶基板1と電界緩和層12との界面に比較的多く存在する結晶欠陥20が電界緩和層12の中に位置することになる。

その電界緩和層 12の不純物濃度は、p-型バッファ層 2の不純物濃度よりも高く設定されている。そのため、SiC単結晶基板 1 へ向かって延びようとする空 乏層においては、その電界緩和層 12 によってその延びが抑えられることになる。

これにより、図9に示すように、空乏層21の端が結晶欠陥を比較的多く含んだSiC単結晶基板1と電界緩和層12との界面近傍にまで達することがなくなって、絶縁破壊を防止することができる。

これについて、さらに具体的に説明する。図10は、電界効果トランジスタに おける電界緩和層12およびp-型バッファ層2の深さ方向に対する電界強度を

示したグラフである。

5

10

15

20

25

図10に示される電界効果トランジスタにおいて、電界緩和層12の厚さL1を0.5 μ m、不純物濃度(第2不純物濃度) C1を1×10 17 /cm 3 とし、p-型バッファ層2の厚さL2を5.0 μ m、不純物濃度(第1不純物濃度) C2を1×10 16 /cm 3 として、ドレイン領域層 5に600 Vの電圧を印加した場合に、p-型バッファ層2のn型半導体層3側の表面(A)における電界強度は約1.6×10 6 V/cmになる。

また、電界緩和層 12 Lp -型バッファ層 2 Loo 界面 (B) における電界強度は約 $0.7 \times 10^6 \text{ V/c}$ mになる。さらに、電界緩和層 12 Lp -型バッファ層 2 Loo の界面から電界緩和層 12 Loo の 35μ m程度(距離D)入り込んだ位置において、電界強度はほぼ 0 になる。

まず、電界緩和層 12の不純物濃度 C1をp-型バッファ層 2の不純物濃度 C2 と同じ不純物濃度 $(1\times10^{16}/\mathrm{cm}^3)$ とした場合の電界強度は、約 0.6×10^6 V/cmになる。次に、電界緩和層 12の不純物濃度 C1をp-型バッファ層 2の不純物濃度 C2の 4倍の不純物濃度 $C4\times10^{16}/\mathrm{cm}^3$)とした場合の電界強度は、約 0.3×10^6 V/cmになる。

次に、電界緩和層 12の不純物濃度 C1 を p -型バッファ層 2 の不純物濃度 C2 の 5 倍の不純物濃度 $(5\times10^{16}/c\,m^3)$ とした場合の電界強度は、約 0.2×10^{6} V/c mになり、電界緩和層 12 の不純物濃度 C1 を p -型バッファ層 2 の不純物濃度 C2 の 7 倍の不純物濃度 $(7\times10^{16}/c\,m^3)$ とした場合の電界強度は、ほぼ 0 V/c mになる。このように、p -型バッファ層 2 の不純物濃度 C2 に対して電界緩和層 12 の不純物濃度 C1 を高くすることによって、電界緩和層 12 と C1 を高くすることによって、電界緩和層 C2 に対して電界緩和層 C1 を高くすることによって、電界緩和層 C1 を高くなる。

一方、電界緩和層 12 を備えず、S i C 単結晶基板 1 の表面に厚さ約 5 . 5 μ mの p -型バッファ層が直接形成された電界効果トランジスタの場合(比較例)には、p -型バッファ層とS i C 単結晶基板 1 との界面における電界強度は 0 . 6 × 1 0 6 V / c mになる。

5

10

15

20

25

上述した電界緩和層 12 と S i C 単結晶基板 1 との界面における電界強度との関係から、電界緩和層 12 と S i C 単結晶基板 1 との界面における電界強度を、その p -型バッファ層 2 が絶縁破壊に至る電界強度(約 3 . 0×10^6 V/c m)の 1/10 よりも小さくするためには、電界緩和層 12 の不純物濃度 C 10 倍以上に設定することが好ましく、 10 倍以上に設定することがより好ましい。

これに対して、電界緩和層 12の不純物濃度 C1 を p -型バッファ層 2 の不純物 濃度 C2 の 10 倍の不純物濃度 $(1\times10^{17}/c\text{ m}^3)$ としたときのドレイン・ソース間の絶縁耐圧は、約 720 V であることが確認され、絶縁耐圧が大幅に向上す

ることが判明した。

5

10

15

20

25

電界緩和層 $1 \ 2 \ ent \$

このように、本電界効果トランジスタでは、比較例となる電界効果トランジスタと比べて、電界緩和層12を備えていることによって空乏層の延びが抑制されて、電界緩和層12中において電界強度がほぼ0となる。

これにより、結晶欠陥の密度が比較的高く絶縁破壊電界が低いSiC単結晶基板1と電界緩和層12との界面付近における電界強度が低く抑えられて、電界効果トランジスタにおいて結晶欠陥に起因する絶縁破壊を抑制することができる。

なお、電界緩和層 1 2 における空乏層の延びは、電界緩和層 1 2 の不純物濃度をp -型バッファ層 2 の不純物濃度の α 倍とすると、電界緩和層 1 2 の不純物濃度をp -型バッファ層 2 の不純物濃度と同じ不純物濃度とした場合の空乏層の延びの約 1 / α 倍となる。

また、p-型バッファ層 2 では、比較的電界強度が高いため、不純物濃度が高くなると欠陥が生じて耐圧破壊が生じやすい。そのため、p-型バッファ層 2 の不純物濃度を比較的高い値に設定することは好ましくなく、そのようなp-型バッファ層 2 だけによって電界を緩和させようとすると、より厚いp-型バッファ層 2 が必要になって生産性が阻害されることになる。

上述した電界効果トランジスタでは、SiC単結晶基板1との界面付近に位置して結晶欠陥が比較的多く存在するエピタキシャル層として、p-型バッファ層2の不純物濃度よりも高い不純物濃度を有する電界緩和層12を備えることによって、p-型バッファ層2の厚さを厚くすることなく空乏層の延びを抑制して絶縁破壊を防止することができる。

すなわち、生産的な観点から、p-型バッファ層 2 に加えて電界緩和層 1 2 を備えることで、p-型バッファ層 2 と電界緩和層 1 2 の層全体としては、その厚さを薄く形成することができて生産性を向上することができる。

また、設計的な観点からは、電界緩和層12はSiC単結晶基板1と電界緩和

層との界面へ空乏層が延びるのを阻止し、p-型バッファ層2は耐圧を確保するというそれぞれの機能が明確になるように電界緩和層12とp-型バッファ層2とを形成することが好ましい。

この関係を言い換えると、p-型バッファ層 2 の厚さ L 2 に対する電界緩和層 1 2 の厚さ L 1 の比(L 1 1 L 2)が、p-型バッファ層 2 の不純物濃度 C 2 に対する電界緩和層 1 2 の不純物濃度 C 1 の比(C 1 1 1 の逆数以下に設定されていればよいことになる。

以上により、生産性を向上するために電界緩和層12の厚さをできるだけ薄くし、かつ、空乏層の延びを抑制する機能を確実に得ようとすれば、電界緩和層12の不純物濃度をp-型バッファ層2の不純物濃度の少なくとも10倍に設定することが望ましい。

15 なお、上述した電界効果トランジスタでは、接合型電界効果トランジスタを例 に挙げたが、横型電界効果トランジスタであればMO(Metal Oxide)電界効果ト ランジスタなどにも適用することができる。

今回開示された実施の形態はすべての点で例示であって、制限的なものではないと考えられるべきである。本発明は上記の説明ではなくて特許請求の範囲によって示され、特許請求の範囲と均等の意味および範囲内でのすべての変更が含まれることが意図される。

産業上の利用可能性

5

10

20

この発明は、パワー用の電界効果トランジスタとして、スイッチング電源や自 25 動車のインバータ等に有効に適用される。

請求の範囲

1. 主表面を有する半導体基板(1)と、

前記半導体基板 (1) の主表面上に形成された第1導電型の第1半導体層 (1 2, 2) と、

前記第1半導体層(12,2)上に形成された第2導電型の第2半導体層(3) と、

前記第2半導体層(3)上に形成された第1導電型の第3半導体層(10)と、前記第3半導体層(10)中において所定の間隔を隔てて形成された1対のソース・ドレイン領域層(4,5)と、

1対の前記ソース・ドレイン領域層(4,5)によって挟まれた前記第3半導体層(10)の領域の部分に形成されたゲート領域層(6)とを有し、

前記第1半導体層(12,2)は、

15 前記第3半導体層 (10) が位置する側に形成された第1不純物濃度を有する バッファ層 (2) と、

前記バッファ層(2)と前記半導体基板(1)との間の領域において前記半導体基板(1)と接するように形成され、前記第1不純物濃度よりも高い第2不純物濃度を有する電界緩和層(12)と

20 を備えた、電界効果トランジスタ。

10

- 2. 前記第2不純物濃度は前記第1不純物濃度の5倍以上に設定された、請求項1記載の電界効果トランジスタ。
- 3. 前記第2不純物濃度は前記第1不純物濃度の少なくとも10倍以上に設定された、請求項2記載の電界効果トランジスタ。
- 25 4. 前記バッファ層(2)の厚さに対する前記電界緩和層(12)の厚さの比は、前記第1不純物濃度に対する前記第2不純物濃度の比の逆数以下に設定された、請求項1記載の電界効果トランジスタ。

FIG.1




FIG.2



FIG.3



FIG.4




FIG.5




FIG.6

10

p

n⁺

p

n⁻

12

11

FIG.7




FIG.8





FIG.9 7 10 9 6 10 8


4 n⁺ p p⁺ p n⁺ 5

2 p⁻ 21



-IG. 10

FIG.11



INTERNATIONAL SEARCH REPORT

International application No.
PCT/JP2004/007397

·		201/0	00170070			
A. CLASSIFICATION OF SUBJECT MATTER Int.Cl ⁷ H01L29/808, H01L29/06						
According to International Patent Classification (IPC) or to both national classification and IPC						
B. FIELDS SEARCHED						
	nentation searched (classification system followed by cla	ssification symbols)				
Int.Cl'	и но1L29/808, но1L29/06					
:	• .		,			
			<u></u>			
	searched other than minimum documentation to the exter		e fields searched 1996–2004			
		tsuyo Shinan Toroku Koho roku Jitsuyo Shinan Koho	1994-2004			

Electronic data b	pase consulted during the international search (name of d	lata base and, where practicable, search te	rms used)			
ŀ	·					
C. DOCUMEN	NTS CONSIDERED TO BE RELEVANT					
Category*	Citation of document, with indication, where app		Relevant to claim No.			
Y	JP 2003-68762 A (Sumitomo El	ectric Industries,	1-4			
·	Ltd.), 07 March, 2003 (07.03.03),	•				
	Par. Nos. [0037] to [0042]; F	ig. 2	,			
	& US 2003/0168704 A1		1			
	Par. Nos. [0052] to [0057]; F					
		3027025 A				
	& WO 2001/103807 A1					
Y	WO 2001/086727 A2 (CREE, INC	-),	1-4			
	15 November, 2001 (15.11.01),					
	Page 23, line 5 to page 24, 1	ine 18; Fig. 9				
	& JP 2003-533051 A Par. Nos. [0078] to [0081]; F	ia. 9				
	& AU 3835101 A & CN		-			
	& EP 1285464 A2					
	& TW 492198 B & US	6686616 B1				
× Further do	ocuments are listed in the continuation of Box C.	See patent family annex.				
* Special categories of cited documents: "T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand						
to be of particular relevance		the principle or theory underlying the i	nvention			
"E" earlier application or patent but published on or after the international filing date		"X" document of particular relevance; the considered novel or cannot be consi	dered to involve an inventive			
	which may throw doubts on priority claim(s) or which is ablish the publication date of another citation or other	step when the document is taken alone "Y" document of particular relevance: the				
special reaso	on (as specified)	considered to involve an inventive	step when the document is			
	eferring to an oral disclosure, use, exhibition or other means	combined with one or more other such being obvious to a person skilled in the				
"P" document published prior to the international filing date but later than the priority date claimed		"&" document member of the same patent				
Date of the actual completion of the international search 19 August, 2004 (19.08.04)		Date of mailing of the international sear 07 September, 2004	ch report (07-09-04)			
15 Augi	usc, 2004 (10.00.04)	o, peptember, 2004	(5).05.04/			
<u></u>		A.U. i. I. CC				
Name and mailing address of the ISA/ Japanese Patent Office		Authorized officer				
Japane	JC LACCITE OFFICE					
Facsimile No.		Telephone No.				

Form PCT/ISA/210 (second sheet) (January 2004)

INTERNATIONAL SEARCH REPORT

International application No.

PCT/JP2004/007397

C (Continuation). DOCUMENTS CONSIDERED TO BE RELEVANT					
Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.			
Y	JP 2000-323499 A (Hitachi Cable, Ltd.), 24 November, 2000 (24.11.00), Par. No. [0011] (Family: none)	1-4			
Α	JP 9-74106 A (Sumitomo Chemical Co., Ltd.), 18 March, 1997 (18.03.97), Full text; Figs. 1 to 9 (Family: none)	. 1-4			
A	JP 64-31471 A (Shimadzu Corp.), 01 February, 1989 (01.02.89), Full text; Figs. 1 to 7 (Family: none)	1-4			
	•				

A. 発明の属する分野の分類(国際特許分類(IPC))				
Int. C17 H01L29/808, H01L2	9/06			
B. 調査を行った分野				
B. 調査を行った分野 調査を行った最小限資料(国際特許分類(IPC))	4			
	2 (2 2			
Int. C1' H01L29/808, H01L2	9/06			
最小限資料以外の資料で調査を行った分野に含まれるもの				
日本国実用新案公報 1922-1996 日本国公開実用新案公報 1971-2004				
日本国実用新案登録公報 1996-2004				
日本国登録実用新案公報 1994-2004	年			
国際調査で使用した電子データベース(データベースの名称、	調査に使用した用語)			
C. 関連すると認められる文献				
引用文献の カテゴリー* 引用文献名 及び一部の箇所が関連すると	関連する きは、その関連する箇所の表示 請求の範囲の番号			
Y JP 2003-68762 A (f				
2003.03.07,段落番号【6				
第2図				
& US 2003/0168704	4 A1,段落番号【005			
2】-【0057】, 第2図				
& EP 1396890 A1 8				
& WO 2001/103807	A 1			
× C欄の続きにも文献が列挙されている。	「 パテントファミリーに関する別紙を参照。			
* 引用文献のカテゴリー 「A」特に関連のある文献ではなく、一般的技術水準を示す	, の日の後に公表された文献 「T」国際出願日又は優先日後に公表された文献であって			
TA」特に関連のある文献ではなく、一版的技術が準をかり もの	出願と矛盾するものではなく、発明の原理又は理論			
「E」国際出願日前の出願または特許であるが、国際出願日 の理解のために引用するもの				
以後に公表されたもの 「L」優先権主張に疑義を提起する文献又は他の文献の発行	「X」特に関連のある文献であって、当該文献のみで発明 の新規性又は進歩性がないと考えられるもの			
日若しくは他の特別な理由を確立するために引用する	「Y」特に関連のある文献であって、当該文献と他の1以			
文献 (理由を付す) 上の文献との、当業者にとって自門				
「O」ロ頭による開示、使用、展示等に言及する文献よって進歩性がないと考えられる				
「P」国際出願日前で、かつ優先権の主張の基礎となる出願 「&」同一パテントファミリー文献				
国際調査を完了した日 19.08.2004	国際調査報告の発送日 07.9.2004			
国際調査機関の名称及びあて先	特許庁審査官(権限のある職員) 4 L 2933			
日本国特許庁(ISA/JP) 郵便番号100-8915	浏 真悟			
東京都千代田区霞が関三丁目4番3号	電話番号 03-3581-1101 内線 3496			

					
	関連すると認められる文献				
引用文献の カテゴリー*	 引用文献名 及び一部の箇所が関連するときは、その関連する箇所の表示	関連する 請求の範囲の番号			
Y	WO 2001/086727 A2 (CREE, INC.) 2001. 11. 15, 第23頁第5行目-第24頁第18行目, 第9図 & JP 2003-533051 A, 段落番号【0078】- 【0081】, 第9図 & AU 3835101 A & CN 1441965 A	1-4			
Y	& EP 1285464 A2 & KR 2092445 A & TW 492198 B & US 6686616 B1 JP 2000-323499 A (日立電線株式会社)	1-4			
	2000.11.24,段落番号【0011】 (ファミリーなし)				
A	JP 9-74106 A (住友化学工業株式会社) 1997.03.18,全文,第1-9図 (ファミリーなし)	1 - 4			
A	JP 64-31471 A (株式会社島津製作所) 1989.02.01,全文,第1-7図 (ファミリーなし)	1 - 4			
,					
,					